FPGA Design Engineer

  • icon job experience 3 - 8 Years
  • icon job opening 5 Openings
  • icon salary Not Disclosed
  • icon job location Bangalore
  • Face-to-Face interview Face-to-Face interview
Key Skills

Verilog RTL Coding FPGA Design

Job Description

RTL(Verilog) and SV/UVM Concept and Practical knowledge / Regression using Venus & Granite setup/ Coverage/ UPF/Latency/Performance

Protocol Knowledge – DDR5/EMMC/USB/GBE/AXI4/APB/AHB/DFT

Knowledge on Venus & Granite setup and Coverage/ UPF/Latency/Performance

Emulation expertise in zebu platform and Simics

Experience in C/C++ and scripting tcl/perl

Background in FPGA/SOC design and Verification
  • Experience

    3 - 8 Years

  • No. of Openings

    5

  • Education

    Any Bachelor Degree

  • Role

    FPGA Design Engineer

  • Industry Type

    IT-Hardware & Networking / IT-Software / Software Services

  • Gender

    [ Male / Female ]

  • Job Country

    India

  • Type of Job

    Full Time

  • Work Location Type

    Work from Office

About Idexcel

Idexcel is a Professional Services and Technology Solutions provider specializing in Cloud Services, Cloud Native Services, Data Platforms and Intelligence, Automation & AI. Idexcel is an Amazon Web Services (AWS) Advanced Tier Services Partner. We as Idexcel, are proud that for more than 20 years we have provided services that implement complex technologies that are innovative, agile and successful and have provided our customers with lasting value.
Read More...
Similar Jobs
Apply Now

Register to Get Relevant Jobs

Get Noticed By Top Recruiters

Become a Premium Job Seeker

  • Higher Boosting
  • Resume Highlighter
  • Verified Stamp
  • Resume Exposure

499/- for 3 months

Pay Now

We use cookies to improve your experience. By continuing to browse the site, you agree to our Privacy Policy Terms & Conditions [Seeker]

Got it